74HC4094; 74HCT4094

8-stage shift-and-store bus register Rev. 3 — 14 February 2011

Product data sheet

General description 1.

The 74HC4094; 74HCT4094 are high-speed Si-gate CMOS devices and are pin compatible with the 4094 of the 4000B series. It is specified in compliance with JEDEC standard no. 7A.

The 74HC4094; 74HCT4094 is an 8-stage serial shift register. It has a storage latch associated with each stage for strobing data from the serial input to parallel buffered 3-state outputs QP0 to QP7. The parallel outputs may be connected directly to common bus lines. Data is shifted on positive-going clock transitions. The data in each shift register stage is transferred to the storage register when the strobe (STR) input is HIGH. Data in the storage register appears at the outputs whenever the output enable (OE) signal is HIGH.

Two serial outputs (QS1 and QS2) are available for cascading a number of 74HC4094; 74HCT4094 devices. Serial data is available at QS1 on positive-going clock edges to allow high-speed operation in cascaded systems with a fast clock rise time. The same serial data is available at QS2 on the next negative going clock edge. This is used for cascading 74HC4094; 74HCT4094 devices when the clock has a slow rise time.

Features and benefits 2.

- Low-power dissipation
- ESD protection:
 - HBM JESD22-A114F exceeds 2 000 V
 - MM JESD22-A115-A exceeds 200 V
- Specified from -40 °C to +85 °C and from -40 °C to +125 °C

Applications 3.

- Serial-to-parallel data conversion
- Remote control holding register





4. Ordering information


Table 1. Ordering information

Type number	Package			
	Temperature range	Name	Description	Version
74HC4094N	-40 °C to +125 °C	DIP16	plastic dual in-line package; 16 leads (300 mil)	SOT38-4
74HCT4094N				
74HC4094D	–40 °C to +125 °C	SO16	plastic small outline package; 16 leads; body width	SOT109-1
74HCT4094D			3.9 mm	
74HC4094DB	–40 °C to +125 °C	SSOP16	plastic shrink small outline package; 16 leads;	SOT338-1
74HCT4094DB			body width 5.3 mm	
74HC4094PW	–40 °C to +125 °C	TSSOP16	plastic thin shrink small outline package; 16 leads; body width 4.4 mm	SOT403-1

5. Functional diagram








6. Pinning information

6.1 Pinning



6.2 Pin description

Table 2. Pin description

	· ·	
Symbol	Pin	Description
STR	1	strobe input
D	2	data input
СР	3	clock input
QP0 to QP7	4, 5, 6, 7, 14, 13, 12, 11	parallel output
V_{SS}	8	ground supply voltage
QS1, QS2	9, 10	serial output
OE	15	output enable input
V_{DD}	16	supply voltage

7. Functional description


Table 3. Function table[1]

Inputs				Parallel o	outputs	Serial out	Serial outputs		
СР	OE	STR	D	QP0	QPn	QS1	QS2		
\uparrow	L	Х	Χ	Z	Z	Q6S	NC		
\downarrow	L	Х	Χ	Z	Z	NC	Q7S		
\uparrow	Н	L	Χ	NC	NC	Q6S	NC		
\uparrow	Н	Н	L	L	QPn –1	Q6S	NC		
\uparrow	Н	Н	Н	Н	QPn –1	Q6S	NC		
\downarrow	Н	Н	Н	NC	NC	NC	Q7S		

^[1] At the positive clock edge, the information in the 7th register stage is transferred to the 8th register stage and the QSn outputs.

Q6S = the data in register stage 6 before the LOW to HIGH clock transition;

Q7S = the data in register stage 7 before the HIGH to LOW clock transition.



H = HIGH voltage level; L = LOW voltage level; X = don't care;

 $[\]uparrow$ = positive-going transition; \downarrow = negative-going transition;

Z = HIGH-impedance OFF-state; NC = no change;

8. Limiting values

Table 4. Limiting values

In accordance with the Absolute Maximum Rating System (IEC 60134). Voltages are referenced to GND (ground = 0 V).

Symbol	Parameter	Conditions	Min	Max	Unit
V_{CC}	supply voltage		-0.5	+7	V
I _{IK}	input clamping current	$V_{I} < -0.5 \text{ V or } V_{I} > V_{CC} + 0.5 \text{ V}$	-	±20	mA
I _{OK}	output clamping current	$V_O < -0.5 \text{ V or } V_O > V_{CC} + 0.5 \text{ V}$	-	±20	mA
Io	output current	$V_{O} = -0.5 \text{ V to } (V_{CC} + 0.5 \text{ V})$	-	±25	mA
I _{CC}	supply current		-	+50	mA
I_{GND}	ground current		-	-50	mA
T _{stg}	storage temperature		-65	+150	°C
P _{tot}	total power dissipation	DIP16 package	<u>[1]</u> _	750	mW
		SO16, SSOP16 and TSSOP16 packages	[2] _	500	mW

^[1] For DIP16 package: P_{tot} derates linearly with 12 mW/K above 70 °C.

9. Recommended operating conditions

Table 5. Recommended operating conditions

Voltages are referenced to GND (ground = 0 V)

Symbol	Parameter	Conditions	74HC4	1094		74HC1	74HCT4094			
			Min	Тур	Max	Min	Тур	Max		
V_{CC}	supply voltage		2.0	5.0	6.0	4.5	5.0	5.5	V	
V_{I}	input voltage		0	-	V_{CC}	0	-	V_{CC}	V	
Vo	output voltage		0	-	V_{CC}	0	-	V_{CC}	V	
T _{amb}	ambient temperature		-40	+25	+125	-40	+25	+125	°C	
Δt/ΔV	input transition rise and fall rate	$V_{CC} = 2.0 \text{ V}$	-	-	625	-	-	-	ns/V	
		$V_{CC} = 4.5 \text{ V}$	-	1.67	139	-	1.67	139	ns/V	
		$V_{CC} = 6.0 \text{ V}$	-	-	83	-	-	-	ns/V	

^[2] For SO16: P_{tot} derates linearly with 8 mW/K above 70 °C. For SSOP16 and TSSOP16 packages: P_{tot} derates linearly with 5.5 mW/K above 60 °C.

10. Static characteristics

Table 6. Static characteristics

At recommended operating conditions; voltages are referenced to GND (ground = 0 V).

Symbol	Parameter	Conditions		25 °C		–40 °C t	o +85 °C	-40 °C to +125 °C		Unit	
			Min	Тур	Max	Min	Max	Min	Max		
74HC409	94										
V_{IH}	HIGH-level	$V_{CC} = 2.0 \text{ V}$	1.5	1.2	-	1.5	-	1.5	-	V	
	input voltage	$V_{CC} = 4.5 \text{ V}$	3.15	2.4	-	3.15	-	3.15	-	V	
		$V_{CC} = 6.0 \text{ V}$	4.2	3.2	-	4.2	-	4.2	-	V	
V_{IL}	LOW-level	$V_{CC} = 2.0 \text{ V}$	-	0.8	0.5	-	0.5	-	0.5	V	
	input voltage	$V_{CC} = 4.5 \text{ V}$	-	2.1	1.35	-	1.35	-	1.35	V	
		$V_{CC} = 6.0 \text{ V}$	-	2.8	1.8	-	1.8	-	1.8	V	
V _{OH}	HIGH-level	$V_I = V_{IH}$ or V_{IL}									
	output voltage	$I_O = -20 \mu A$; $V_{CC} = 2.0 V$	1.9	2.0	-	1.9	-	1.9	-	V	
		$I_O = -20 \mu A$; $V_{CC} = 4.5 V$	4.4	4.5	-	4.4	-	4.4	-	V	
		$I_O = -20 \mu A$; $V_{CC} = 6.0 \text{ V}$	5.9	6.0	-	5.9	-	5.9	-	V	
		$I_{O} = -4.0 \text{ mA}; V_{CC} = 4.5 \text{ V}$	3.98	4.32	-	3.84	-	3.7	-	V	
		$I_{O} = -5.2 \text{ mA}; V_{CC} = 6.0 \text{ V}$	5.48	5.81	-	5.34	-	5.2	-	V	
V _{OL}	LOW-level	$V_I = V_{IH}$ or V_{IL}									
	output voltage	$I_O = 20 \mu A; V_{CC} = 2.0 V$	-	0	0.1	-	0.1	-	0.1	V	
		$I_O = 20 \mu A$; $V_{CC} = 4.5 V$	-	0	0.1	-	0.1	-	0.1	V	
		$I_O = 20 \mu A; V_{CC} = 6.0 V$	-	0	0.1	-	0.1	-	0.1	V	
		$I_O = 4.0 \text{ mA}$; $V_{CC} = 4.5 \text{ V}$	-	0.15	0.26	-	0.33	-	0.4	V	
		$I_O = 5.2 \text{ mA}$; $V_{CC} = 6.0 \text{ V}$	-	0.16	0.26	-	0.33	-	0.4	V	
l _l	input leakage current	$V_I = V_{CC}$ or GND; $V_{CC} = 6.0 \text{ V}$	-	-	±0.1	-	±1.0	-	±1.0	μА	
I _{OZ}	OFF-state output current	$V_I = V_{IH}$ or V_{IL} ; $V_O = V_{CC}$ or GND; $V_{CC} = 6.0 \text{ V}$	-	-	±0.5	-	±5.0	-	±10.0	μА	
I _{CC}	supply current	$V_I = V_{CC}$ or GND; $I_O = 0$ A; $V_{CC} = 6.0 \text{ V}$	-	-	8.0	-	80	-	160	μА	
C _I	input capacitance		-	3.5	-					pF	
74HCT4	094										
V _{IH}	HIGH-level input voltage	$V_{CC} = 4.5 \text{ V to } 5.5 \text{ V}$	2.0	1.6	-	2.0	-	2.0	-	V	
V_{IL}	LOW-level input voltage	$V_{CC} = 4.5 \text{ V to } 5.5 \text{ V}$	-	1.2	8.0	-	0.8	-	0.8	V	
V _{OH}	HIGH-level	$V_I = V_{IH}$ or V_{IL} ; $V_{CC} = 4.5 \text{ V}$									
	output voltage	$I_{O} = -20 \mu A$	4.4	4.5	-	4.4	-	4.4	-	V	
		$I_{O} = -4.0 \text{ mA}$	3.98	4.32	-	3.84	-	3.7	-	V	
V _{OL}	LOW-level	$V_I = V_{IH}$ or V_{IL} ; $V_{CC} = 4.5 \text{ V}$									
	output voltage	$I_{O} = 20 \mu A$	-	0	0.1	-	0.1	-	0.1	٧	
		$I_{O} = 4.0 \text{ mA}$	-	0.15	0.26	-	0.33	-	0.4	V	

74HC_HCT4094

All information provided in this document is subject to legal disclaimers.

 Table 6.
 Static characteristics ...continued

At recommended operating conditions; voltages are referenced to GND (ground = 0 V).

Symbol	Parameter	Conditions		25 °C		-40 °C t	o +85 °C	–40 °C to	+125 °C	Unit
			Min	Тур	Max	Min	Max	Min	Max	
I	input leakage current	$V_I = V_{CC}$ or GND; $V_{CC} = 5.5 \text{ V}$	-	-	±0.1	-	±1.0	-	±1.0	μΑ
l _{OZ}	OFF-state output current	$V_I = V_{IH}$ or V_{IL} ; $V_{CC} = 5.5$ V; $V_O = V_{CC}$ or GND per input pin; other inputs at V_{CC} or GND; $I_O = 0$ A	-	-	±0.5	-	±5.0	-	±10	μА
I _{CC}	supply current	$V_I = V_{CC}$ or GND; $I_O = 0$ A; $V_{CC} = 5.5 \text{ V}$	-	-	8.0	-	80	-	160	μΑ
Δl _{CC}	additional supply current	$\begin{split} &V_{I} = V_{CC} - 2.1 \text{ V;} \\ &\text{other inputs at } V_{CC} \text{ or GND;} \\ &V_{CC} = 4.5 \text{ V to } 5.5 \text{ V;} \\ &I_{O} = 0 \text{ A} \end{split}$								
		per input pin; STR input	-	100	360	-	450	-	490	μΑ
		per input pin; OE input	-	150	540	-	675	-	735	μΑ
		per input pin; CP input	-	150	540	-	675	-	735	μΑ
		per input pin; D input	-	40	144	-	180	-	196	μΑ
C _I	input capacitance		-	3.5	-					pF

11. Dynamic characteristics

Table 7. Dynamic characteristics

Voltages are referenced to GND (ground = 0 V); C_L = 50 pF unless otherwise specified; for test circuit see Figure 12.

Symbol	Parameter	Conditions			25 °C		-40 °C	to +85 °C	-40 °C 1	to +125 °C	Unit
				Min	Тур	Max	Min	Max	Min	Max	
74HC40	94										
t _{pd}	propagation	CP to QS1; see Figure 8	[1]								
	delay	$V_{CC} = 2.0 \text{ V}$		-	50	150	-	190	-	225	ns
		$V_{CC} = 4.5 \text{ V}$		-	18	30	-	38	-	45	ns
		$V_{CC} = 5 \text{ V}; C_L = 15 \text{ pF}$		-	15	-	-	-	-	-	ns
		$V_{CC} = 6.0 \text{ V}$		-	14	26	-	33	-	38	ns
		CP to QS2; see Figure 8	[1]								
		$V_{CC} = 2.0 \text{ V}$		-	44	135	-	170	-	205	ns
		$V_{CC} = 4.5 \text{ V}$		-	16	27	-	34	-	41	ns
		$V_{CC} = 5 \text{ V}; C_L = 15 \text{ pF}$		-	13	-	-	-	-	-	ns
		$V_{CC} = 6.0 \text{ V}$		-	13	23	-	29	-	35	ns
		CP to QPn; see Figure 8	[1]								
		$V_{CC} = 2.0 \text{ V}$		-	63	195	-	245	-	295	ns
		$V_{CC} = 4.5 \text{ V}$		-	23	39	-	49	-	59	ns
		$V_{CC} = 5 \text{ V}; C_L = 15 \text{ pF}$		-	20	-	-	-	-	-	ns
		$V_{CC} = 6.0 \text{ V}$		-	18	33	-	42	-	50	ns
		STR to QPn; see Figure 9	[1]								
		$V_{CC} = 2.0 \text{ V}$		-	58	180	-	225	-	270	ns
		$V_{CC} = 4.5 \text{ V}$		-	21	36	-	45	-	54	ns
		$V_{CC} = 5 \text{ V}; C_L = 15 \text{ pF}$		-	18	-	-	-	-	-	ns
		$V_{CC} = 6.0 \text{ V}$		-	17	31	-	38	-	46	ns
t _{en}	enable time	OE to QPn; see Figure 11	[2]								
		$V_{CC} = 2.0 \text{ V}$		-	55	175	-	220	-	265	ns
		$V_{CC} = 4.5 \text{ V}$		-	20	35	-	44	-	53	ns
		$V_{CC} = 6.0 \text{ V}$		-	16	30	-	37	-	45	ns
t _{dis}	disable time	OE to QPn; see Figure 11	[3]								
		$V_{CC} = 2.0 \text{ V}$		-	41	125	-	155	-	190	ns
		$V_{CC} = 4.5 \text{ V}$		-	15	25	-	31	-	38	ns
		$V_{CC} = 6.0 \text{ V}$		-	12	21	-	26	-	32	ns
t _t	transition	QPn; see Figure 8	[4]								
	time	$V_{CC} = 2.0 \text{ V}$		-	19	75	-	95	-	110	ns
		$V_{CC} = 4.5 \text{ V}$		-	7	15	-	19	-	22	ns
		$V_{CC} = 6.0 \text{ V}$		-	6	13	-	16	-	19	ns

 Table 7.
 Dynamic characteristics ...continued

Voltages are referenced to GND (ground = 0 V); C_L = 50 pF unless otherwise specified; for test circuit see Figure 12.

Symbol	Parameter	Conditions		2	5 °C		-40 °C	to +85 °C	-40 °C to +125 °C		Unit
			N	lin	Тур	Max	Min	Max	Min	Max	
t _W	pulse width	CP HIGH or LOW; see Figure 8		1		1					
		$V_{CC} = 2.0 \text{ V}$	8	30	14	-	100	-	120	-	ns
		$V_{CC} = 4.5 \text{ V}$	1	16	5	-	20	-	24	-	ns
		$V_{CC} = 6.0 \text{ V}$	1	4	4	-	17	-	20	-	ns
		STR HIGH; see Figure 9									
		$V_{CC} = 2.0 \text{ V}$	3	30	14	-	100	-	120	-	ns
		$V_{CC} = 4.5 \text{ V}$	1	16	5	-	20	-	24	-	ns
		$V_{CC} = 6.0 \text{ V}$	1	4	4	-	17	-	20	-	ns
t _{su}	set-up time	D to CP; see Figure 10									
		$V_{CC} = 2.0 \text{ V}$	5	50	14	-	65	-	75	-	ns
		$V_{CC} = 4.5 \text{ V}$	1	0	5	-	13	-	15	-	ns
		$V_{CC} = 6.0 \text{ V}$		9	4	-	11	-	13	-	ns
		CP to STR; see Figure 9									
		$V_{CC} = 2.0 \text{ V}$	1	00	28	-	125	-	150	-	ns
		$V_{CC} = 4.5 \text{ V}$	2	20	10	-	25	-	30	-	ns
		$V_{CC} = 6.0 \text{ V}$	1	7	8	-	21	-	26	-	ns
t _h	hold time	D to CP; see Figure 10									
		$V_{CC} = 2.0 \text{ V}$		3	-6	-	3	-	3	-	ns
		$V_{CC} = 4.5 \text{ V}$		3	-2	-	3	-	3	-	ns
		$V_{CC} = 6.0 \text{ V}$		3	-2	-	3	-	3	-	ns
		CP to STR; see Figure 9									
		$V_{CC} = 2.0 \text{ V}$		0	-14	-	0	-	0	-	ns
		$V_{CC} = 4.5 \text{ V}$		0	-5	-	0	-	0	-	ns
		$V_{CC} = 6.0 \text{ V}$		0	-4	-	0	-	0	-	ns
f _{max}	maximum	CP; see Figure 8									
	frequency	$V_{CC} = 2.0 \text{ V}$	6	.0	28	-	4.8	-	4.0	-	MHz
		$V_{CC} = 4.5 \text{ V}$	3	30	87	-	24	-	20	-	MHz
		$V_{CC} = 5 \text{ V}; C_L = 15 \text{ pF}$		-	95	-	-	-	-	-	MHz
		$V_{CC} = 6.0 \text{ V}$	3	35	103	-	28	-	24	-	MHz
C_{PD}	power dissipation capacitance	C_L = 50 pF; f = 1 MHz; V_I = GND to V_{CC}	[5]	-	83	-	-	-	-	-	pF

 Table 7.
 Dynamic characteristics ...continued

Voltages are referenced to GND (ground = 0 V); $C_L = 50 \text{ pF}$ unless otherwise specified; for test circuit see Figure 12.

Symbol	Parameter	Conditions			25 °C		-40 °C	to +85 °C	-40 °C 1	to +125 °C	Unit
				Min	Тур	Max	Min	Max	Min	Max	
74HCT4	094			•	•	'	'		'	'	
t _{pd}	propagation	CP to QS1; see Figure 8	[1]								
	delay	$V_{CC} = 4.5 \text{ V}$		-	23	39	-	49	-	59	ns
		$V_{CC} = 5 \text{ V}; C_L = 15 \text{ pF}$		-	19	-	-	-	-	-	ns
		CP to QS2; see Figure 8	[1]								
		$V_{CC} = 4.5 \text{ V}$		-	21	36	-	45	-	54	ns
		$V_{CC} = 5 \text{ V}; C_L = 15 \text{ pF}$		-	18	-	-	-	-	-	ns
		CP to QPn; see Figure 8	[1]								
		$V_{CC} = 4.5 \text{ V}$		-	25	43	-	54	-	65	ns
		$V_{CC} = 5 \text{ V}; C_L = 15 \text{ pF}$		-	21	-	-	-	-	-	ns
		STR to QPn; see Figure 9	[1]								
		$V_{CC} = 4.5 \text{ V}$		-	22	39	-	49	-	59	ns
		$V_{CC} = 5 \text{ V}; C_L = 15 \text{ pF}$		-	19	-	-	-	-	-	ns
t _{en}	enable time	OE to QPn; see Figure 11	[2]								
		$V_{CC} = 4.5 \text{ V}$		-	20	35	-	44	-	53	ns
t _{dis}	disable time	OE to QPn; see Figure 11	[3]								
		$V_{CC} = 4.5 \text{ V}$		-	21	35	-	44	-	53	ns
t _t	transition	QPn; see Figure 8	[4]								
	time	$V_{CC} = 4.5 \text{ V}$		-	7	15	-	19	-	22	ns
t_{W}	pulse width	CP HIGH or LOW; see Figure 8									
		$V_{CC} = 4.5 \text{ V}$		16	7	-	20	-	24	-	ns
		STR HIGH; see Figure 9									
		V _{CC} = 4.5 V		16	5	-	20	-	24	-	ns
t _{su}	set-up time	Dn to CP; see Figure 10									
		V _{CC} = 4.5 V		10	4	-	13	-	15	-	ns
		CP to STR; see Figure 9									
		$V_{CC} = 4.5 \text{ V}$		20	9	-	25	-	30	-	ns
t _h	hold time	Dn to CP; see Figure 10									
		$V_{CC} = 4.5 \text{ V}$		4	0	-	4	-	4	-	ns
		CP to STR; see Figure 9									
		$V_{CC} = 4.5 \text{ V}$		0	-4	-	0	-	0	-	ns
f _{max}	maximum	CP; see Figure 8									
	frequency	V _{CC} = 4.5 V		30	80	-	24	-	20	-	MHz
		V _{CC} = 5 V; C _L = 15 pF		-	86	-	-	-	-	-	MHz
C _{PD}	power dissipation capacitance	$C_L = 50 \text{ pF}; f = 1 \text{ MHz};$ $V_I = \text{GND to } V_{CC}$	<u>[5]</u>	-	92	-	-	-	-	-	pF

^[1] t_{pd} is the same as t_{PLH} and t_{PHL} .

^[2] t_{en} is the same as t_{PZH} and t_{PZL} .

- [3] t_{dis} is the same as t_{PLZ} and t_{PHZ} .
- [4] t_t is the same as t_{THL} and t_{TLH} .
- [5] C_{PD} is used to determine the dynamic power dissipation (P_D in μW).

 $P_D = C_{PD} \times V_{CC}^2 \times f_i \times N + \sum (C_L \times V_{CC}^2 \times f_o)$ where:

 f_i = input frequency in MHz;

f_o = output frequency in MHz;


C_L = output load capacitance in pF;

 V_{CC} = supply voltage in V;

N = number of inputs switching;

 $\sum (C_L \times V_{CC}^2 \times f_o) = \text{sum of outputs.}$


12. Waveforms




Measurement points are given in Table 8.

 V_{OL} and V_{OH} are typical voltage output levels that occur with the output load.

Fig 8. Propagation delay input (CP) to output (QPn, QS1, QS2), output transition time, clock input (CP) pulse width and the maximum frequency (CP)








Fig 11. Enable and disable times

 Table 8. Measurement points


 Type
 Input
 Output


 V_M
 V_M

 74HC4094
 0.5V_{CC}
 0.5V_{CC}

 74HCT4094
 1.3 V
 1.3 V

14 of 23





Test data is given in Table 9.

Definitions test circuit:

 R_T = Termination resistance should be equal to output impedance Z_o of the pulse generator.

 C_L = Load capacitance including jig and probe capacitance.

R_L = Load resistance.

S1 = Test selection switch.

Fig 12. Test circuit for measuring switching times


Table 9. Test data

Туре	Input		Load		S1 position				
	VI	t _r , t _f	CL	R _L	t _{PHL} , t _{PLH}	t _{PZH} , t _{PHZ}	t _{PZL} , t _{PLZ}		
74HC4094	V_{CC}	6 ns	15 pF, 50 pF	1 kΩ	open	GND	V_{CC}		
74HCT4094	3 V	6 ns	15 pF, 50 pF	1 kΩ	open	GND	V _{CC}		

13. Package outline

DIP16: plastic dual in-line package; 16 leads (300 mil)

SOT38-4



UNIT	A max.	A ₁ min.	A ₂ max.	b	b ₁	b ₂	С	D ⁽¹⁾	E ⁽¹⁾	е	e ₁	L	ME	Мн	w	Z ⁽¹⁾ max.
mm	4.2	0.51	3.2	1.73 1.30	0.53 0.38	1.25 0.85	0.36 0.23	19.50 18.55	6.48 6.20	2.54	7.62	3.60 3.05	8.25 7.80	10.0 8.3	0.254	0.76
inches	0.17	0.02	0.13	0.068 0.051	0.021 0.015	0.049 0.033	0.014 0.009	0.77 0.73	0.26 0.24	0.1	0.3	0.14 0.12	0.32 0.31	0.39 0.33	0.01	0.03

Note

1. Plastic or metal protrusions of 0.25 mm (0.01 inch) maximum per side are not included.

OUTLINE		REFER	RENCES	EUROPEAN	ISSUE DATE	
VERSION	IEC	JEDEC	JEITA	PROJECTION	ISSUE DATE	
SOT38-4					95-01-14 03-02-13	


Fig 13. Package outline SOT38-4 (DIP16)

74HC_HCT4094

All information provided in this document is subject to legal disclaimers.

SO16: plastic small outline package; 16 leads; body width 3.9 mm

SOT109-1



inches

1. Plastic or metal protrusions of 0.15 mm (0.006 inch) maximum per side are not included.

0.014 0.0075

0.38

0.15

OUTLINE		REFER	EUROPEAN	ISSUE DATE		
VERSION	IEC	JEDEC	JEITA		PROJECTION	
SOT109-1	076E07	MS-012				99-12-27 03-02-19

0.228

0.016

0.020

Fig 14. Package outline SOT109-1 (SO16)


0.004

0.049

74HC_HCT4094 All information provided in this document is subject to legal disclaimers.

SSOP16: plastic shrink small outline package; 16 leads; body width 5.3 mm

SOT338-1



UNIT	A max.	A ₁	A ₂	A ₃	b _p	С	D ⁽¹⁾	E ⁽¹⁾	e	HE	L	Lp	Q	v	w	у	Z ⁽¹⁾	θ
mm	2	0.21 0.05	1.80 1.65	0.25	0.38 0.25	0.20 0.09	6.4 6.0	5.4 5.2	0.65	7.9 7.6	1.25	1.03 0.63	0.9 0.7	0.2	0.13	0.1	1.00 0.55	8° 0°

Note

1. Plastic or metal protrusions of 0.25 mm maximum per side are not included.

OUTLINE		REFER	EUROPEAN	ISSUE DATE		
VERSION	IEC	JEDEC	JEITA	PROJECTION		ISSUE DATE
SOT338-1		MO-150				99-12-27 03-02-19
	•		•	•		


Fig 15. Package outline SOT338-1 (SSOP16)

74HC_HCT4094

All information provided in this document is subject to legal disclaimers.

TSSOP16: plastic thin shrink small outline package; 16 leads; body width 4.4 mm

SOT403-1



						-,												
UNIT	A max.	A ₁	A ₂	A ₃	bp	С	D ⁽¹⁾	E (2)	е	HE	L	Lp	Q	v	w	у	Z ⁽¹⁾	θ
mm	1.1	0.15 0.05	0.95 0.80	0.25	0.30 0.19	0.2 0.1	5.1 4.9	4.5 4.3	0.65	6.6 6.2	1	0.75 0.50	0.4 0.3	0.2	0.13	0.1	0.40 0.06	8° 0°

- 1. Plastic or metal protrusions of 0.15 mm maximum per side are not included.
- 2. Plastic interlead protrusions of 0.25 mm maximum per side are not included.

OUTLINE		REFER	ENCES	EUROPEAN	ISSUE DATE	
VERSION	IEC	JEDEC	JEITA	PROJECTION	ISSUE DATE	
SOT403-1		MO-153			99-12-27 03-02-18	

Fig 16. Package outline SOT403-1 (TSSOP16)

74HC_HCT4094

All information provided in this document is subject to legal disclaimers.

14. Abbreviations

Table 10. Abbreviations

Acronym	Description
CMOS	Complementary Metal Oxide Semiconductor
ESD	ElectroStatic Discharge
НВМ	Human Body Model
MM	Machine Model

15. Revision history

Table 11. Revision history

Release date	Data sheet status	Change notice	Supersedes
20110214	Product data sheet	-	74HC_HCT4094_CNV v.2
		en redesigned to com	ply with the new identity
 Legal texts 	have been adapted to the	new company name	where appropriate.
19970901	Product specification	-	-
	The format guidelines a Legal texts	 20110214 Product data sheet The format of this data sheet has bee guidelines of NXP Semiconductors. Legal texts have been adapted to the 	Product data sheet The format of this data sheet has been redesigned to comguidelines of NXP Semiconductors. Legal texts have been adapted to the new company name.

16. Legal information

16.1 Data sheet status

Document status[1][2]	Product status[3]	Definition
Objective [short] data sheet	Development	This document contains data from the objective specification for product development.
Preliminary [short] data sheet	Qualification	This document contains data from the preliminary specification.
Product [short] data sheet	Production	This document contains the product specification.

- [1] Please consult the most recently issued document before initiating or completing a design.
- [2] The term 'short data sheet' is explained in section "Definitions"
- [3] The product status of device(s) described in this document may have changed since this document was published and may differ in case of multiple devices. The latest product status information is available on the Internet at URL http://www.nxp.com.

16.2 Definitions

Draft — The document is a draft version only. The content is still under internal review and subject to formal approval, which may result in modifications or additions. NXP Semiconductors does not give any representations or warranties as to the accuracy or completeness of information included herein and shall have no liability for the consequences of use of such information.

Short data sheet — A short data sheet is an extract from a full data sheet with the same product type number(s) and title. A short data sheet is intended for quick reference only and should not be relied upon to contain detailed and full information. For detailed and full information see the relevant full data sheet, which is available on request via the local NXP Semiconductors sales office. In case of any inconsistency or conflict with the short data sheet, the full data sheet shall prevail.

Product specification — The information and data provided in a Product data sheet shall define the specification of the product as agreed between NXP Semiconductors and its customer, unless NXP Semiconductors and customer have explicitly agreed otherwise in writing. In no event however, shall an agreement be valid in which the NXP Semiconductors product is deemed to offer functions and qualities beyond those described in the Product data sheet.

16.3 Disclaimers

Limited warranty and liability — Information in this document is believed to be accurate and reliable. However, NXP Semiconductors does not give any representations or warranties, expressed or implied, as to the accuracy or completeness of such information and shall have no liability for the consequences of use of such information.

In no event shall NXP Semiconductors be liable for any indirect, incidental, punitive, special or consequential damages (including - without limitation - lost profits, lost savings, business interruption, costs related to the removal or replacement of any products or rework charges) whether or not such damages are based on tort (including negligence), warranty, breach of contract or any other legal theory.

Notwithstanding any damages that customer might incur for any reason whatsoever, NXP Semiconductors' aggregate and cumulative liability towards customer for the products described herein shall be limited in accordance with the *Terms and conditions of commercial sale* of NXP Semiconductors.

Right to make changes — NXP Semiconductors reserves the right to make changes to information published in this document, including without limitation specifications and product descriptions, at any time and without notice. This document supersedes and replaces all information supplied prior to the publication hereof.

Suitability for use in automotive applications — This NXP Semiconductors product has been qualified for use in automotive applications. The product is not designed, authorized or warranted to be

suitable for use in medical, military, aircraft, space or life support equipment, nor in applications where failure or malfunction of an NXP Semiconductors product can reasonably be expected to result in personal injury, death or severe property or environmental damage. NXP Semiconductors accepts no liability for inclusion and/or use of NXP Semiconductors products in such equipment or applications and therefore such inclusion and/or use is at the customer's own risk.

Applications — Applications that are described herein for any of these products are for illustrative purposes only. NXP Semiconductors makes no representation or warranty that such applications will be suitable for the specified use without further testing or modification.

Customers are responsible for the design and operation of their applications and products using NXP Semiconductors products, and NXP Semiconductors accepts no liability for any assistance with applications or customer product design. It is customer's sole responsibility to determine whether the NXP Semiconductors product is suitable and fit for the customer's applications and products planned, as well as for the planned application and use of customer's third party customer(s). Customers should provide appropriate design and operating safeguards to minimize the risks associated with their applications and products.

NXP Semiconductors does not accept any liability related to any default, damage, costs or problem which is based on any weakness or default in the customer's applications or products, or the application or use by customer's third party customer(s). Customer is responsible for doing all necessary testing for the customer's applications and products using NXP Semiconductors products in order to avoid a default of the applications and the products or of the application or use by customer's third party customer(s). NXP does not accept any liability in this respect.

Limiting values — Stress above one or more limiting values (as defined in the Absolute Maximum Ratings System of IEC 60134) will cause permanent damage to the device. Limiting values are stress ratings only and (proper) operation of the device at these or any other conditions above those given in the Recommended operating conditions section (if present) or the Characteristics sections of this document is not warranted. Constant or repeated exposure to limiting values will permanently and irreversibly affect the quality and reliability of the device.

Terms and conditions of commercial sale — NXP Semiconductors products are sold subject to the general terms and conditions of commercial sale, as published at http://www.nxp.com/profile/terms, unless otherwise agreed in a valid written individual agreement. In case an individual agreement is concluded only the terms and conditions of the respective agreement shall apply. NXP Semiconductors hereby expressly objects to applying the customer's general terms and conditions with regard to the purchase of NXP Semiconductors products by customer.

No offer to sell or license — Nothing in this document may be interpreted or construed as an offer to sell products that is open for acceptance or the grant, conveyance or implication of any license under any copyrights, patents or other industrial or intellectual property rights.

74HC_HCT4094

Export control — This document as well as the item(s) described herein may be subject to export control regulations. Export might require a prior authorization from national authorities.

16.4 Trademarks

Notice: All referenced brands, product names, service names and trademarks are the property of their respective owners.

17. Contact information

For more information, please visit: http://www.nxp.com

For sales office addresses, please send an email to: salesaddresses@nxp.com

18. Contents

General description
Features and benefits
Applications
Ordering information
Functional diagram 2
Pinning information 4
Pinning
Pin description 4
Functional description 5
Limiting values 6
Recommended operating conditions 6
Static characteristics 7
Dynamic characteristics 9
Waveforms
Package outline
Abbreviations
Revision history
Legal information
Data sheet status 21
Definitions
Disclaimers
Trademarks22
Contact information 22
Contents

Please be aware that important notices concerning this document and the product(s) described herein, have been included in section 'Legal information'.